Seat No.:	Enrolment No.
Seat No	Ellionnent No.

GUJARAT TECHNOLOGICAL UNIVERSITY

PDDC - SEMESTER-III • EXAMINATION - WINTER 2013 **Subject Code: X31101** Date: 18-12-2013 **Subject Name: Advance Electronics** Time: 10.30 am - 01.30 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. (a) Draw the equivalent circuit of single stage CE amplifier at high frequency 07 0.1 analysis. Derive expression for voltage gain and 3 dB frequency for such amplifier. **(b)** Explain the step response of an amplifier with necessary figures. **07 Q.2** (a) What are the characteristics of an ideal op-amp? Derive gain of practical 07 Inverting Operational amplifier. Draw and Explain two stages cascaded amplifier and derive its equation for voltage gain. Three identical cascaded stages have an overall upper 3-dB frequency of 20 kHz 07 and lower 3-dB frequency of 20 Hz. What are f_L and f_H of each stage? Assume non integrating stages. (a) Derive the expression for input and output resistance for voltage series feedback 07 Q.3topology. **(b)** State gain and phase margins and define stability criteria from these terms. **07** Explain briefly the following terms: (1) "Barkhausen criteria" for oscillator circuit. 0.3 07 (a) (2) Advantage of negative feedback (b) Draw the circuit diagram of current series feedback with transistor and derive 07 the expression for gain, input resistance and output resistance. (a) Design RC phase shift oscillator for the frequency of 1kHz by using n channel 07 **Q.4** FET. (b) Consider differential amplifier which have first set of signals is $V_1 = +50 \mu V$ and $V_2 = -50 \,\mu\text{V}$ and the second set is $V_1 = +1050 \,\mu\text{V}$ and $V_2 = +950 \,\mu\text{V}$. (a) If the common mode rejection ratio is 100, calculate the percentage difference in output voltage obtained for the two set of signals (b) Repeat part (a) if CMRR = 10000. OR Design Hartley oscillator for the frequency of 100 kHz by using Op-amp. $\mathbf{Q.4}$ (a) Draw and explain emitter coupled differential amplifier. **(b)** 0.4

- **07** 07 Q.5 (a) Describe the operation of successive approximation ADC with neat sketch. 07 List the logic family. Give comparisons of each of them. Also give the 07 advantages and disadvantages of each logic families. 07
- (a) Draw and Explain R-2R DAC? Also give the advantages and disadvantages of **Q.5** R-2R Digital to Analog converter.
 - Draw and explain the classification of amplifier based on the magnitudes of the 07 input and output impedances relative to the source and load impedances respectively.
