GUJARAT TECHNOLOGICAL UNIVERSITY

B. E. - SEMESTER - III • EXAMINATION - WINTER 2012

Subject code: 131101 Date: 07-01-2013

Subject Name: Basic Electronics

Time: 10.30 am – 01.00 pm Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- **Q.1** (a) Explain followings:

07


07

03

- (i) Electron volt.
- (ii) Mobility
- (iii) Barrier potential
- (iv) Diffusion current
- (v) Mean life time of a carrier
- (vi) Graded semiconductor
- (vii) Intrinsic concentration
- (b) Explain Hall effect with neat sketch. Discuss how to measure charge density and mobility for a given specimen of semiconductor using Hall Effect?
- Q.2 (a) Specimen of material is 5 cm long and having radius of 5 mm. Current is due to electrons whose mobility is 5000 cm²/V.s. Current of 50 mA flows through it when 0.5 Volt is impressed across it. Calculate concentration of free electrons and drift velocity.
 - **(b)** Explain potential variation in graded semiconductor.

OR

- (b) Derive the flowing equation for current density. $J = nq\mu\varepsilon$
- Q.3 (a) (i) Describe two breakdown mechanisms in a p-n junction diode. 04
 - (ii) Why the name varicap is given to varactor diode? Give its two applications.
 - (b) A sinusoidal voltage peak value of 10V and frequency 50 Hz is applied at the input of clipping circuit shown in figure below. Draw output voltage waveform and transfer characteristic. Assume both diodes are ideal.



| (ii) Explain how Zener diode regulates voltage. (b) A sinusoidal voltage peak value of 40V and frequency 50 Hz is applie the input of a half wave rectifier, No filter is used. The Load resistanc 500 Ω. Neglect cut-in voltage. Diode has R_f = 5 Ω and Rr = ∞. (i) Draw Output voltage waveform and derive expression for DC our voltage. (ii) Calculate DC value of load current, rms value of load current Rectification efficiency. Q.4 (a) (i) Derive relation between α and β for a transistor. (ii) Why CE configuration is preferred for amplification? (b) Draw a fixed bias circuit. State advantages and disadvantages of fixed learned circuit. Specify components value to have operating point at (9V, 2m Take VCC = 12 V and β = 70. OR Q.4 (a) (i) In npn transistor α = 0.98, I_E = 20 mA, I_{CBO} = 3μA. Determine I_C, I and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also s advantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and derexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? | Q.3 | (a) | (i) Draw symbol of tunnel diode, Draw VI characteristic of tunnel diode and explain it. | 04 |
|--|-----|------------|---|----------|
| the input of a half wave rectifier, No filter is used. The Load resistance 500 Ω. Neglect cut-in voltage. Diode has R_f = 5 Ω and Rr = ∞. (i) Draw Output voltage waveform and derive expression for DC our voltage. (ii) Calculate DC value of load current, rms value of load current Rectification efficiency. Q.4 (a) (i) Derive relation between α and β for a transistor. (ii) Why CE configuration is preferred for amplification? (b) Draw a fixed bias circuit. State advantages and disadvantages of fixed lead to circuit. Specify components value to have operating point at (9V, 2m Take VCC = 12 V and β = 70. OR Q.4 (a) (i) In npn transistor α = 0.98, I_E = 20 mA, I_{CBO} = 3μA. Determine I_C, I and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also sadvantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and detexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the eff of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the proventian transistor with the maximum theoretical collector circuit efficiency of the proventian transition. | | | 1 | 03 |
| (ii) Calculate DC value of load current, rms value of load current Rectification efficiency. Q.4 (a) (i) Derive relation between α and β for a transistor. | | (b) | (i) Draw Output voltage waveform and derive expression for DC output | 07 |
| (ii) Why CE configuration is preferred for amplification? (b) Draw a fixed bias circuit. State advantages and disadvantages of fixed being circuit. Specify components value to have operating point at (9V, 2m) Take VCC = 12 V and β = 70. Q.4 (a) (i) In npn transistor α = 0.98, I_E = 20 mA, I_{CBO} = 3μA. Determine I_C, I and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also sadvantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and detexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the efor biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the circuit of the provention of the proventio | | | (ii) Calculate DC value of load current, rms value of load current and | |
| circuit. Specify components value to have operating point at (9V, 2m Take VCC = 12 V and β = 70. Q.4 (a) (i) In npn transistor α = 0.98, I_E = 20 mA, I_{CBO} = 3μA. Determine I_C, I and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also s advantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and detexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the efof biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the component of | Q.4 | (a) | | 04 03 |
| Q.4 (a) (i) In npn transistor α = 0.98, I_E = 20 mA, I_{CBO} = 3μA. Determine I_C, I and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also s advantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and detexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the efforbiasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the common state. | | (b) | | 07 |
| and I_{CEO} (ii) What is early effect in CB configuration? Explain with graph. Q.4 (b) Draw collector to base bias circuit and explain its operation. Also s advantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and detexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the efof biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the content of the content | | | | |
| Q.4 (b) Draw collector to base bias circuit and explain its operation. Also s advantages and disadvantages of the circuit. Q.5 (a) Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and desexpression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the efforbiasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of | Q.4 | (a) | and I _{CEO} | 04 |
| expression for current gain. (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the common state of the co | Q.4 | (b) | Draw collector to base bias circuit and explain its operation. Also state | 03 07 |
| (b) (i) Does thermal runaway take place in FET? Why? (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of | Q.5 | (a) | Draw Emitter follower circuit. Obtain Hybrid equivalent circuit and derive | 07 |
| (ii) Define parameters of FET and state relationship among them. OR Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the common of them. | | (h) | 1 | 03 |
| Q.5 (a) Determine Av, Ai, Ri and Ro for a common emitter amplifier usin transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the common of | | (6) | 1 | 04 |
| transistor with hie = 1200 Ω, hfe = 36, hre = 0 and hoe = 2 × 10⁻⁶ mho. Use RL = 2.5 K Ω, RS = 500 Ω and neglect the ef of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of the content of th | | | . , , , , , , , , , , , , , , , , , , , | • |
| of biasing circuit. (b) (i) Explain in what respect a power amplifier differ from a volt amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of | Q.5 | (a) | Determine Av, Ai, Ri and Ro for a common emitter amplifier using a transistor with hie = 1200Ω , hfe = 36, hre = 0 and hoe = 2×10^{-6} mho. Use RL = $2.5 \text{ K} \Omega$, RS = 500Ω and neglect the effect | 07 |
| amplifier? (ii) Prove that the maximum theoretical collector circuit efficiency of | | | , , , , , , , , , , , , , , , , , , , | |
| (ii) Prove that the maximum theoretical collector circuit efficiency of | | (b) | | 03 |
| | | | (ii) Prove that the maximum theoretical collector circuit efficiency of a class A amplifier is 50% | 04 |
