## **GUJARAT TECHNOLOGICAL UNIVERSITY**

BE - SEMESTER-III • EXAMINATION - WINTER • 2014

	•	Code: 130704 Date: 18-12-2014	
Ti	•	Name: Computer Organization and Architecture 22.30 pm - 05.00 pm Total Marks: 70 ons:	
	2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1	(a) (b)	What is an Interrupt Cycle? Draw and explain flow chart of it. What is an Assembler? Explain its passes in detail.	07 07
Q.2	(a) (b)	Explain the control gate structure for the Address Register in a basic computer system.  List different addressing modes. Explain any one in details.	07 07
		OR	
	<b>(b)</b>	What is a memory stack? Explain clearly with example.	07
Q.3	(a) (b)	Explain MRI and Non-MRI with example.  Write an ALP to multiply TWO numbers using successive addition method  OR	07 07
Q.3	(a) (b)	List the characteristics of RISC architecture.  Write an ALP to transfer a block of 10 bytes from one location to other.	07 07
Q.4	(a)	What is pipeline processing? Explain its significance with respect to the processor architecture.	07
	<b>(b)</b>	Describe the importance of timing and control signal in data transfer with example.	07
Ο 4	(a)	OR  Evaluin Booth algorithm for multiplication operation	07
Q.4	(a) (b)	Explain Booth algorithm for multiplication operation.  Draw the block diagram for BCD adder and explain it.	07
Q.5		Attempt ANY FOUR	14
	(a)	Register Transfer Language	
	<b>(b)</b>	Vector Processing	
	<b>(c)</b>	Machine Language	
	<b>(d)</b>	Shift Micro-operations	
	<b>(e)</b>	Parallel Processing	
	<b>(f)</b>	Push and Pop operation on register stack	

\*\*\*\*\*