.Seat No.: \_\_\_\_\_

		GUJARAT TECHNOLOGICAL UNIVERSITY M. E SEMESTER – I • EXAMINATION – WINTER • 2014	
Subj	ect Ne: 02 uction 1. 2.	Name: ARM Processor Architecture and System Design 30 pm - 05:00 pm Total Marks: 7 ons: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
		All the questions are related to ARM CPU LPC2148.	
Q.1	(a)	<ul> <li>Answer the following questions.</li> <li>1) How the barrel shifter can be used for multiplying two numbers?</li> <li>2) What is the significance of FIQ mode in ARM CPU?</li> <li>3) Explain any one instruction that helps to perform PUSH operation on stack.</li> <li>4) What is literal pool of memory?</li> <li>5) Mention an instruction to initialize a register R7 with an immediate 32 bit number 0x0068C234?</li> <li>6) How can you know whether an ARM CPU is in THUMB mode or in ARM mode?</li> <li>7) List out the three stages of pipeline in ARM CPU.</li> </ul>	07
	(b)	<ul> <li>Answer the following questions.</li> <li>1) List out the addressing modes related to memory access in ARM CPU with supporting examples of instructions.</li> <li>2) Describe the benefits of five stage pipeline with explaining the operation done by ARM CPU in each of the five stages.</li> </ul>	07
Q.2	(a)	Write an ARM assembly language program to perform multiply and accumulate operation on all the elements of a given array of size 10 with	07
	(b)	appropriate return action? Describe in detail.	07
	(b)	OR Explain different types of pipeline stalls with their appropriate solutions.	07
Q.3	(a) (b)	Explain the operation of Phase Locked Loop in LPC2148. How can you set the required CPU clock frequency?  Explain the requirement of a Watchdog Timer in Embedded System Design. Describe the Watchdog Reset Mode in LPC2148.  OR	07 07
Q.3	(a) (b)	How can you use a Timer to generate a PWM wave in LPC2148?  Describe the Vector Interrupt Controller for serving vectored and non-vectored interrupt requests in LPC2148?	07 07
Q.4	(a) (b)	Describe the ARM bus structure with requirement of several buses.  Answer the following questions.  1) Explain the use of Global ADC Data Register in LPC2148.  2) Explain the special function registers to access Fast GPIO port	07 07

OR

pins.

<b>Q.4</b>	(a)	Describe the BURST mode of operation associated with ADC in	<b>07</b>
		LPC2148 with the help of an application.	
<b>Q.4</b>	<b>(b)</b>	Answer the following questions.	<b>07</b>
		1) Explain the benefits of Memory Accelerator Module in LPC2148.	
		2) Explain the use of APB Divider in LPC2148.	
Q.5	(a)	Explain how you can set the desired baud rate for the implementation of serial communication using UART along with the importance of DLAB bit in LPC2148.	07
	(b)	Describe the use of PWM modulator to generate PWM signals on port	07
	(~)	pins.	
		OR	
Q.5	(a)	Explain the õWired ANDö bus characteristics for CAN bus. Describe the requirements of such bus architecture.	07
	<b>(b)</b>	Explain all the modes of operation associated with SPI bus in LPC 2148.	<b>07</b>

\*\*\*\*\*